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Abstract—In this paper the asymmetrical load resistance op-
eration of a previously proposed five level Buck-Boost converter
is examined in discontinuous current conduction mode. The
analysed converter has two input and four output channels,
providing four identical or different voltage levels at the outputs.
Asymmetrical load operation is carried out under steady state
conditions. Control characteristics are examined to maintain
an operation strategy for the asymmetrical load cases. Several
operation points are examined in order to demonstrate two
control strategies in which two switching angles or the voltage of
the capacitor and the inductor current are the chosen parameters
that help to set the required output voltages. Advantages of the
proposed strategy for the four channel converter are the soft
switching, which help to achieve improved performance and high
efficiency. Possible application fields are DC nano-and microgrids
and multi-level inverter drives.
Index Terms—multilevel converter, asymmetrical operation,
steady state analysis, control strategy, Buck-Boost converter
I. INTRODUCTION
In DC nanogrids, different parts can be connected by
several two level converters, however, it is cheaper and easier
to realize a smart control strategy by using a multilevel
converter instead [1]. On the other hand, multilevel converters
can also have disadvantages, such as the complex topology,
and the wide number of switches, that also leads to higher
switching losses. This made the researches to aim towards
developing cheaper, less complex converters, while also
reducing the number of switching devices as much as
possible.
Multilevel converters can be classified based on different
aspects. Two main groups are resonant converters and
the converters which consist of transformers, on the other
hand the combination of these two are also very common.
A three-level LLC (two inductor -one capacitor) series
resonant converter allowed wide input/output range under low
frequency scale consisting only one magnetic component.
It also provided zero voltage switching (ZVS) for the main
switches and zero current switching (ZCS) for rectifier diodes
[2].
Recently, several multilevel converters were proposed
consisting of a transformer which provided both ZVS and
ZCS [3]–[5]. Leakage energy of the two transformers was
recycled by a special dual DC-DC flyback converter consisting
of one active switch only. During the turn-on period, primary
windings of the transformers stored energy, that was released
through the secondary windings during the turn-off period [6].
The energy of the leakage inductance of the coupled inductor
was recycled to allow higher conversion efficiency, while was
also supported by minimizing the number of switches to one
in [7].
Efficiency of the modular multilevel converters can be
improved by implementing a resonant tank to the circuit [8]–
[10]. ZVS of the switches and ZCS of the output diode was
achieved in a secondary resonance half-bridge converter. In
the basic circuit an inductive filter was also included to reduce
the output current ripple of the converter [11]. A multi-output
current resonant modular converter provided three voltage
levels (5V, 10V and 20V) without the intercommunication
control between the receiver and the charger for charging
electric devices (like laptops and phones) without the use of
AC/DC adapters [12].
The proposed converter types however each have their
drawbacks. Modular models require large and expensive
transformers. Two level converters might operate with
harmonic distortion that affects the performance of the load.
These harmonics can be reduced by applying filters, or
operating at higher frequency shifting the high-frequency
harmonic orders. On the other hand increased frequency can
lead to increased losses. Using multilevel converters can not
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Fig. 1. Topology of the Examined Four Channel Buck-Boost Converter [13]
only decrease the harmonic elements, but they also allow a
cheaper and easier smart control strategy for the whole system.
The current paper examines the special asymmetrical op-
eration of a five-level Buck-Boost converter introduced in
[13], [14] that allows five producible voltage levels, consisting
of only two inductors and one capacitor and six controlled
switches. The case of asymmetrical load resistances is inves-
tigated, when input and output voltages are symmetrical, fur-
thermore a special control strategy is also proposed. The paper
is constructed as follows. Section II explains the operation of
the converter briefly. Section III presents the analytical study,
Section IV explains the analysis if the load resistances are
asymmetrical. Section V proposes a control strategy for this
case. Finally, Section VI shows the simulation results which
support the theoretical considerations.
II. TOPOLOGY AND BRIEF OPERATION
The analysed Buck-Boost converter has a positive, p
and a negative, n input channel and four output channels,
p1, p2, n2, n1 (see Fig. 1). There is one controlled switch in
both p and n input channels (Sp and Sn). Furthermore, there
are two controlled switches Scp1, Scp2 and Scn1, Scn2 in
p1, p2 and n1, n2 output channels respectively.
Brief operation of the converter is as follows (see Fig.
1 and Fig. 2): First, Sp is turned on (1p: 0 < ωt ≤ αp,
where ω = 1/
√
LC), sinusoidal current iLp flows in circuit
Vip-Sp-L-Dp-C charging capacitor C from Vcn to Vcp.
In the next step (2p: αp < ωt ≤ αcp), Scp1 is turned on
(Sp is turned off), the energy of L supplies the circuit
L-Scp1 -Vop1 -Dcp. Here iLp is decreasing in a linear way, and
there is no current flowing through the capacitor, ic = 0, thus
vc = Vcp constant.
Finally, Scp2 is turned on (Scp1 is turned off, 3p:
αcp < ωt ≤ αep), the current flows in circuit L-Dp-
Vop2 -Scp2 . In DCM at the end of the switching period iLp
becomes zero.
”Protection mode” is an additional operation mode (in both
channels), when both diodes Dp and Dcp in the positive
channel, start conducting if Vcp=(Vip+Vop1+Vop2), the current
iLp is flowing in circuit L-Dp-Vop2 -Vop1 -Dcp. This helps to
prevent overvoltage across the capacitor terminals.
Vcp
Vcn
vc
p n p n
p
t3Ts/2 TsTs/2
iLn
iLna
iLnb
iLnc
n
cn
en
t
iLpa
p cp ep
iLp
iLpb
iLpc
t
cpp epp
ic
tTs/2 Ts 3Ts/2 
p n
iLpa
-iLna
Fig. 2. Time Functions of Inductor and Capacitor Currents and Voltage [13]
Channel n of the converter operates similarly to channel p,
shifted by a half period, ωTs/2, where Ts is the switching
time. Further description of the converter operation can be
found in [13]. Main advantage of the converter is that it only
consists of two inductors and six controlled semiconductor
switches, while being able to provide five voltage levels
(four different or same voltages and zero). Furthermore, if
operating in DCM , zero current switching of Scp2 and Scn2
is possible that helps to increase the efficiency of the converter.
Output voltages can be controlled by the pulse-widths of the
controlled switches and the switching frequency fs = 1/Ts.
Switching angles can be calculated as follows: αp = ωtpon .
Duty ratios of the converter can be calculated from the
switching angles, e.g.: DSp[%] = 100αp/360, DScp1[%] =
100αcpp/360 where αcpp = αcp − αp. Parameters of channel
n can be calculated similarly with the following substitutions:
xp ↔ xn (except vcp ↔ −vcn ), x1 ↔ x2 and x2 ↔ −x2.
Positive and negative sequence symmetrical components
will also be applied, beside p and n channel variables (they
are only introduced for voltages). The positive and negative
sequence input voltages respectively are Vi1 = (Vip + Vin)/2
and Vi2 = (Vip−Vin)/2, the capacitor voltages in the positive
and negative sequence respectively are Vc1 = (Vcp − Vcn)/2
and Vc2 = (Vcp+Vcn)/2 (here Vcp and Vcn are the peak values
of the capacitor voltages, where Vcn < 0).
In the provided steady-state case analysis, lossless com-
ponents, ripple-free in- and output voltages are considered,
commutation intervals between the semiconductor switches are
neglected. During the analysis, the following per unit parame-
ters will be used: f∗s = fs/fr, R
∗
p1 = Rp1/Z, R
∗
p2 = Rp2/Z,
V ∗c1 = Vc1/Vi1, I
∗
Lpb = ILpb/ILpa, V
∗
op1,2 = Vop1/Vi1 =
Vop2/Vi1, where fr = 1/(2pi
√
LC) is the resonant frequency
and Z =
√
L/C is the characteristic impedance.
III. ANALYTICAL STUDY
Steady state analysis is carried out on the control variables
influencing the power flow between input p − n and output
p1−p2−n2−n1 channels. The relation among input and output
variables is specified by the equations that describe the energy
pulse transferred during one switching period, Ts. The analysis
can be found in more detail in [14]. The current of capacitor
C can be described by the well-known equation: ic = C dvcdt ,
from where the input energy can be calculated considering
that 1Ts
∫ Ts
0
iop1,2dt =
Vop1,2
Rp1,2
as follows. The input energy on
channel p, wip is delivered by the current pulse icp = iLp in
the interval 0 < ωt ≤ αp.
wip = Vip
∫ αp
ω
0
icdt = VipC(Vcp − Vcn) = 2CVipVc1 (1)
The energy change of capacitor C can be calculated as
follows:
∆wcp =
1
2
C(V 2cp − V 2cn) = 2CVc1Vc2 (2)
Considering lossless operation as stated above, the energy
stored in inductance L can be calculated by subtracting the
energy change ∆wcp from the input energy wip:
wLp = wip−∆wcp = 2CVc1(Vip−Vc2) = 1
2
L(I2Lpa−0) (3)
where ILpa can be seen in Fig. 2.
From here, ILpa can be expressed as follows:
I2Lpa =
4CVc1(Vip − Vc2)
L
(4)
The energy stored in inductance L in the negative channel
can be calculated similarly to (3):
wLn = 2CVc1(Vin + Vc2) (5)
By adding (3)+(5), the total energy of the inductances can
be expressed:
wL = 4CVc1Vi1 (6)
The ratio of the energy of the inductor in channel p and the
total energy of both inductors can be calculated if dividing (3)
by (6):
wLp
wL
=
2CVc1(Vip − Vc2)
4CVc1Vi1
=
1
2
Vip − Vc2
Vi1
(7)
from here capacitor voltage Vc2 can be expressed:
Vc2 = Vip − 2wLp
wL
Vi1 (8)
The output energy of channels p1 and p2, wop1 and wop2 can
be calculated as follows. In the time interval 1p, 0 ≤ ωt ≤ αp:
w1pop1 = 0, w
1p
op2 = 0 (9)
In the time interval 2p, αp ≤ ωt ≤ αcp, using (4) :
w2pop1 =
L(I2Lpa − I2Lpb)
2
= 2CVc1(Vip − Vc2)−
LI2Lpb
2
(10)
w2pop2 = 0 (11)
Finally, in the time interval 3p, αcp ≤ ωt ≤ αep :
w3pop1 = 0, w
3p
op2 =
1
2
LI2Lpb (12)
The energy dissipated on the loads Rp1 and Rp2 in the
whole period can be calculated by (9) + (10) + (12), (9) +
(11) + (12) and substituting (4):
wop1 =
1
2
L
(
4CVc1(Vip − Vc2)
L
− I2Lpb
)
=
V 2op1
Rp1fs
(13)
wop2 =
1
2
LI2Lpb =
V 2op2
Rp2fs
(14)
The total energy transferred to the outputs in one period can
be calculated as follows:
wo =
V 2op1
Rp1fs
+
V 2op2
Rp2fs
+
V 2on1
Rn1fs
+
V 2on2
Rn2fs
(15)
In order to substitute the switching angles, first the voltage
of the capacitor is described in function of αp. Based on the
rearrangement of the previously described equation, dvc =
1
C
∫
icdt, voltage of the capacitor Vcp can be described as
follows (see Fig. 1 and Fig. 2 on page 2, Section II):
Vcp = Vcn +
1
C
∫ αp
ω
0
Vip − Vcn
Z
sin(ωt)dt (16)
Performing the integral:
Vcp = Vcn + (Vip − Vcn)(− cosαp + 1) (17)
from where switching angle αp can be expressed:
αp = arccos
(
Vip − Vcp
Vip − Vcn
)
(18)
Current value ILpb can be calculated as follows (see Fig. 2):
ILpb = ILpa − 1
L
Vop1 · αcpp
ω
(19)
from where αcpp can be expressed, substituting Z as fol-
lows:
αcpp =
Z(ILpa − ILpb)
Vop1
(20)
After calculating the switching angles, the required opera-
tion point can be set.
IV. ANALYSIS OF THE ASYMMETRICAL LOAD
RESISTANCES CASE
The converter can operate not only in symmetrical con-
ditions but also in case of any parameter deviation between
channel p and n. In this paper the effect of asymmetrical load
resistances will be discussed. In order to simplify the inves-
tigations, Vip = Vin, Vop1 = Vop2 = Von1 = Von2 = Vop1,2
are assumed. On the other hand Rp1 6= Rp2 and Rn1 6= Rn2,
Rp1 = Rn1, Rp2 = Rn2 are presumed. In this case several
simplifications can be made on the presented (1) − (20)
equations. Implementing the symmetrical considerations to
(7) − (15), the energy of the outputs in channel p divided
by the total output energy is (assuming lossless operation):
wop
wo
=
wLp
wL
=
V 2op1
fsRp1
+
V 2op2
fsRp2
V 2op1
fsRp1
+
V 2op2
fsRp2
+
V 2on1
fsRn1
+
V 2on2
fsRn2
=
1
2
(21)
Since wLp = wop and wL = wo, substituting (21) to (8)
results in Vc2 = 0 (due to the symmetrical input voltages
Vip = Vin = Vi1).
Choosing ILpb and Vc1 parameters to set the output volt-
ages in the first control strategy, output voltage Vop1 can be
expressed from (13), dividing it by I2Lpa, substituting I
2
Lpa (4)
as follows:
Vop1 =
√
2Rp1fsC(Vip − Vc2)Vc1(1−
I2Lpb
I2Lpa
) (22)
Output voltage Vop2 can be expressed if dividing (14) by
I2Lpa, and substituting (4) as follows:
Vop2 =
√
2Rp2fsC(Vip − Vc2)Vc1
I2Lpb
I2Lpa
(23)
Considering Vop1 = Vop2 = Von1 = Von2 = Vop1,2
and Rp1 6= Rp2, Rn1 6= Rn2, Rp1 = Rn1, Rp2 = Rn2,
substituting per unit values, output voltage in function of the
control strategy parameters V ∗c1 and I
∗
Lpb can be expressed.
V ∗op1,2 =
√
V ∗c1R
∗
p1f
∗
s (1− I∗2Lpb)
pi
=
√
V ∗c1R
∗
p2f
∗
s I
∗2
Lpb
pi
(24)
Choosing parameters αp and αcpp for the second control
strategy, these can be expressed as follows:
αp = arccos
(
1− Vc1∗
1 + Vc1∗
)
(25)
Substituting per unit values to (20), αcpp is:
αcpp = (1− I∗Lpb)
2
√
V ∗c1
V ∗op1,2
(26)
Expressing V ∗c1 from (25) and I
∗
Lpb from (26), substituting
these to (24), output voltage V ∗op1,2 can be expressed in
function of αp and αcpp for the second control strategy as
follows:
V ∗op1,2 =
4R∗p1f
∗
sαcpp tan
αp
2
R∗p1f∗sα2cpp + 4pi
=
−B +√B2 − 4AD
2A
(27)
where
A = 1− α
2
cppR
∗
p2f
∗
s
4pi
(28)
B =
R∗p2f
∗
sαcpp
pi
tan
α
2
(29)
D =
−R∗p2f∗s
pi
tan
αp
2
2
(30)
The operation gets to protection mode if the capacitor volt-
age becomes Vcp = Vip+Vop1+Vop2 or Vcn = −(Vin+Von1+
Von2). If the output voltages are symmetrical, substituting per
unit values, protection mode creates the following limit for
the capacitor voltage (protection mode needs to be avoided as
there the output voltages are not controllable):
V ∗c1 ≤ 1 + 2V ∗op1,2 (31)
Furthermore, I∗Lpb ≥ 0 makes an upper limit also for αcpp,
which is denoted by αcpp,max and can be calculated as:
αcpp,max =
2
√
V ∗c1
V ∗op1,2
(32)
V. CONTROL STRATEGY FOR THE EXAMINED OPERATION
CASES
In order to create a control strategy for the five level
Buck-Boost converter in case of asymmetrical load resistance
operation, several control characteristics are examined. The
effect of two sets of parameters on the output voltages is
analysed: the switching angles αp, αcpp and the capacitor
voltage V ∗c1, inductor current I
∗
Lpb. During the investigations,
f∗s = 1 is considered, meaning that fs = fr, the switching
frequency equals to the resonant frequency. From now on,
symmetrical operation among p and n and partial asymmetry
among p1 and p2 channels are considered (as showed earlier in
Section IV). Several operation points are marked in the figures
with capital letters (A − H), in order to help illustrating the
effect of the parameters, see Table I.
TABLE I
EXAMINED OPERATION POINTS AT ASYMMETRICAL LOAD RESISTANCES
IN DCM
Mode R∗p1 R
∗
p2 V
∗
op1,2 I
∗
Lpb V
∗
c1 αcpp αp
A prot. 6 0.9 0.8 0.93 2.57 15.6 115.8
B sym. 6 6 0.8 0.71 0.67 34.35 78.6
C 1.5 6 0.8 0.45 1.67 102.6 104.7
D 1.5 2 0.8 0.65 2.35 76.2 113.8
E sym. 6 6 1.5 0.71 2.37 34.4 113.8
F prot. 6 2.5 1.5 0.85 3.95 25.3 125.6
G prot. 2.5 6 1.5 0.55 3.97 71.4 126.4
H prot. 12.5 1.5 1.2 0.33 3.36 9.88 121.9
In Figures 3 to 8, control characteristics of the converter
are examined, where continuous lines mark load resistance
R∗p1, dashed lines mark R
∗
p2. The same colours belong to
the same resistance level. The green dotted lines indicate
the symmetrical operation points in the figures. As during
the investigations V ∗op1,2 is fixed, the border of protection
mode belongs to a constant V ∗c1 value, see (31). This also
means that, due to (25), the border of protection mode is
at a constant αp value. The border of protection mode is
marked by a black thick line. The other limitation on the
αp(αcpp, R
∗
p1,2) graphs is the maximum value αcpp,max,
which can be calculated by (32) and is indicated by a
black thick line. In all figures, during the whole interval the
converter operates in DCM .
Figure 3 shows the effect of load resistance variation in
function of the switching angles αp, αcpp at V ∗op1,2 = 0.8.
Operation point A is at the border of protection mode, here
R∗p1 = 6, R
∗
p2 = 0.9. The operation point can get out of
protection mode by increasing R∗p2 = 0.9 to R
∗
p2 = 6, moving
to B, this way the switching loss on Sp can be reduced. To
maintain this operation mode, αcpp has to be increased, while
αp decreased. B is a symmetrical operation point, where
R∗p1 = R
∗
p2. Might the load resistance R
∗
p2 increase further at
a constant R∗p1, αcpp reaches its limit. If the load resistance
on channel p2 remains constant, while Rp1 decreases, the
operation gets to C, both αcpp and αp need to be increased.
Finally, if R∗p1 stays constant, might R
∗
p2 decrease, αcpp has
to be decreased, while αp increased (see operation point D).
Figure 4 shows the same cases at V ∗op1,2, this time in
function of parameters V ∗c1 and I
∗
Lpb. Here, as DCM
operation is examined, the minimum value of I∗Lpb = 0. Also,
symmetrical points are at a constant I∗Lpb = 0.71 as showed
in [14]. Starting from operation point C, at a constant R∗p1,
the decreasing R∗p2 load resistance gets the operation to D,
both V ∗c1 and I
∗
Lpb parameters need to be increased. Might
Rp2 stay constant, if R∗p1 increases, moving from C to B, V
∗
c1
needs to be decreased, I∗Lpb increased. Decreasing R
∗
p1, while
keeping R∗p2 constant, the operation can get to protection
mode, which however needs to be avoided. A is right at the
border of protection mode, where the required symmetrical
output voltages can still be maintained.
Figures 5 and 6 show the effect of asymmetrical
load resistances, when the output voltage is increased
to V ∗op1,2 = 1.2, in function of αcpp, αp and I
∗
Lpb,
V ∗c1 respectively. Here the border of protection mode
is at a higher αp (and V ∗c1), see (25),(31), as here
V ∗c1,prot = 1 + 2V
∗
op1,2 = 3.4, thus α
∗
p,prot = 123
◦, compared
to Fig. 3 (and Fig. 4), where V ∗c1,prot = 1+2V
∗
op1,2 = 2.6, thus
α∗p,prot = 116.4
◦. Operation point H is right at the border of
protection mode, where R∗p1 = 12.5, R
∗
p2 = 1.5. Based on
(24) and (27), might the symmetrical output voltage increase
at constant load resistances, V ∗c1 and thus αp increases as well.
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Finally, Fig. 7 and Fig. 8 show the case of asymmetrical
R∗p1, R
∗
p2 load resistances, when the output voltage is increased
further to be V ∗op1,2 = 1.5, in function of αcpp, αp and
I∗Lpb, V
∗
c1 respectively. The limit of αcpp, αcpp,max is increas-
ing steeper, than in case of V ∗op1,2 = 0.8. Operation point F
is at the border of protection mode, from where however the
operation point can move, by increasing load resistance R∗p1 at
a constant R∗p2. Parameter αcpp has to be increased, αp need
to be decreased, while in case of the V ∗c1, I
∗
Lpb control strategy
both parameters need to be decreased to get to E (which is
a symmetrical operation point). Might R∗p2 stay constant, a
decreasing R∗p1 can get the operation to protection mode again,
which however can be avoided by keeping αp at the border
of protection mode (or V ∗c1 = 4), see operation point G.
VI. SIMULATION RESULTS
Theoretical considerations were supported by simulations.
The simulation model of the converter was built in Matlab
Simulink R2018b, based on Fig. 1 (page 2, Section II), assum-
ing ideal circuit components with the following parameters:
• Vip = Vin = 20V, fr = 50.329kHz
• C = 1µF,L = 10µH,Ci = 10µF,Co = 200µF.
During the simulations, the switching frequency was
considered to be equal to the resonant frequency, fs = fr.
Figures 9 to 11 show the time functions of the capacitor
voltage, vc(t), inductor currents iLp(t) and iLn(t) of p and
n channels and capacitor current ic(t) in operation points
A,E,H respectively (see Table I).
Figure 9 shows operation point A, where the load resis-
tances are asymmetrical, Rp1 = 18.9Ω, Rp2 = 2.8Ω, the
output voltages are symmetrical Vop1 = Vop2 = 16V . This
operation point is just at the border of protection mode,
as here Vip + Vop1 + Vop2 = Vcp = 52V . Here inductor
currents iLp and iLn reach zero before they would reach the
end of the switching time period, thus the operation point is
in DCM , ZCS of Scp2 (and Scn2 is possible). Figure 10
shows operation point E, which is a symmetrical operation
point. Here the loads are Rp1 = Rp2 = 18.9Ω, the output
voltages are Vop1 = Vop2 = 30V . Finally, Fig. 11 shows
the time functions of operation point H , which is right at
the border of protection mode. Here the asymmetrical load
resistances are Rp1 = 39.5Ω, Rp2 = 4.7Ω. Output voltages
are symmetrical in this operation point, Vop1 = Vop2 = 24V .
The peak voltage of the capacitor is Vcp = 67.9V , while
Vip + Vop1 + Vop2 = 68V , consequently this operation point
is right at the border of protection mode.
Compared to Fig. 2 (page 2, Section II), it can be concluded
that simulation results confirmed the outcome of theoretical
analysis.
VII. CONCLUSION
The operation of a previously proposed five level Buck-
Boost converter was investigated at asymmetrical load resis-
tances in discontinuous current conduction mode, steady state
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Fig. 11. Time Functions of Inductor and Capacitor Currents and Voltage at
Operation Point ”H”
conditions. The analytical study was based on the energy
equations of the converter, while special, simplified equations
were also provided to calculate the required parameters of
the operation point. Two different aspects were examined
which allowed to set the output voltages of the converter:
the switching angles of two controlled switches or the ca-
pacitor voltage and the inductor current. These methods were
examined in several operation points, both in step up and step
down operation. The theoretical results were also supported
by Matlab Simulink R2018b simulations which verified the
considerations. Possible application fields of the proposed
method are DC nano-and microgrids and multilevel inverter
drives.
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